based mixed-signal scheme for self-calibration of pipelined Analog-Digital Converter (ADC) is proposed. The technique uses an elegant continuous reference update algorithm to correct for gain errors and offset ermrs in a pipeline stage with minimal area and power overhead. Simulation results show the effeuency of the scheme for resolution of greater than 13bits in a CMOS process.
I. INTRODUCTION
However ' designed In digital CMOS technology for reasons of low-cost and higher integration do not offer high resolution because of poor capacivoltages, charge injection errors, offset errors and poor noise performance. In such cases, self-calibration is always used to All these calibration schemes mostly correct for errors only due to poor capacitor matching. However they fail to account for the finite gain error of the operational amplifier which has become common-place in today's CMOS technologies with lowering supply voltages. Recently a few digital calibration schemes based on Least-Mean-Squares(LMS) technique have been proposed to correct for errors introduced by finite amplifier gain and capacitor ratio mismtach in a pipeline stage [5] , [7] . However these schemes require complex digital processing hardware and do not render itself to easy system on chip implementations. Some of these schemes even need a o separate calibration signal added to the input which sacrifices later in the pipeline. 
where, the parameter K is an op-amp gain error coeffecient (ideally unity) and A. is the finite op-amp gain. This output residue voltage is then passed to the next stage i + 1, and the same operation continues. As evident from the above expression, the accuracy of the overall converter depends on the accuracy of the residue output generated by pipeline stages (especially early in the pipeline). Ideally, we expect the residue output voltage to be:
From expression 3 and 4, we see that gain errors are intronduced in the overall transfer chracteristic because of the term K attributed to finite amplifier gain and the term 2 which deviates from the ideal value of 1 due to poor capacitor matching. This usually limits the overall resolution of the ADC to 8-10 hits without calibration in today's CMOS process. Charge injection errors have been neglected, since they can be easily corrected through the use of bottom-plate sampling technique and differential operation. 
A digital scheme using a slow but high resolution ADC (SHADC) to estimate these parameters alongwith digital post processing was shown by the same authors [SI [6] .
In that implementation, a slow high-resolution ADC was used to perform parameter estimation of the correction parameters a Z , a . One of the critical problems with such an implementation was the dependence of the accuracy of calibration on the performance of the SHADC. Also, the technique needed high speed multipliers to perform error compensation in digital domain. A direct analog scheme as shown in top section of the figure 3 will be difficult to implement due to speed and power constraints. The basic idea of this paper is to perform error compensation in analog domain through manipulation of reference voltages to each pipelme stage. The process of A sign-sign LMS algorithm is used to continuously updates the reference voltage VrefBE for the hack-end and the reference voltage Vrefi of the stage i under calibration by randomly or sequentially switching the inputs to the suggested four input configurations. Let the sign of the deviation of the digital output of the back-end from it's ideal value he given by the SE, as shown in the figure 4. The update algorithm for V r e f B E and V r e f i at time index n is given below:
(6) pa and pb are the update sizes for the above sign-sign update algorithm. Their value is chosen as small as possible, considering the signal and quantization noise power constraints, the excess mean squared error bounds and the convergence accuracy. The step size can he made programmable for faster convergence [6] . For reasons mentioned in section II, only the first few stages of the pipeline will need calibration. Once the parameters for the stage i are estimated, similar estimation can be carried out for stage i -1 and so on. A recursive estimation process beginning with the least significant Bit(LSB) stage that needs calibration until the Most Significant Bit (MSB) stage is ideal for estimation purposes since the Buck -end would resemble an ideal convener for the given accuracy. The error term in Eq.6 now corresponds to only the error conmbution from stage i. To increase the accuracy of the scheme, however, the quantization noise power in DBE needs to be reduced. This can be achieved by using a few extra pipeline stages towards the end of the ADC. The CDAC in the figure 4 should be monotonic over the possible input range. The linearity of CDAC is not critical, since the update loop automatically accounts for the nonlinearity of this DAC. The resolution of the DAC may he small of the order of 6-8 bits with monotonicity equal to the overall resolution of the converter. This low-resolution, mononic potentiometer DAC can be easily implemented using current steering thermometer-decoded arrays (81, which guarantees inherent monotonicity and small step sizes. The power consumption of such a DAC is indeed very small and would only he a small percentage of the overall power consumption pie. Further power savings can be achieved by sharing the CDAC between adjacent stages of the pipeline.
The multiplication operation in the figure 4 is merely an addition or subtraction operation by a value of pa (or pb) depending on the polarity of the other inputs (SE, Di and DEE). Hence the overall calibration loop only needs an accumulator, adder and a few gates for its implementation. Compared to the digital post-processing implementation scheme proposed in [5], this scheme does not require any post processing of the raw output, since the digital output of the back-end is already a corrected version. Thus the need for high speed multipliers and adders have been eliminated. This also significantly reduces the digital switching noise coupled to the analog section of the chip. In the above discussion, we have neglected the input dependence of the non-idealities like the finite op-amp gain. High linearity from amplifiers can be easily obtained by trading the absolute value of the gain for linearity in the design. As indicated from the algorithm, the absolute value of the gain of the amplifiers is a non-issue within limits imposed by the common mode rejection and other constraints. Some of the other not-so serious non-idealities like comparator offsets and op-amp offsets can be m i n i z e d using bottom-plate sampling, differential operation and comparator redundancy in the pipeline stage generate an output of 13 bit resolution, As suggested in the
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propsed scheme, lhe inactive or idle mode by switching the input of the ADC randomly to assume one of the four input configurations (see section N) and runnine the uvdate algorithm before convergence is is "librated during VI. CONCLUSION A mixed signal scheme consisting of a digital referenceupdate algorithm and an analog error-compensation scheme through manipulation of reference voltage is suggested. The scheme does so with minimnal analog and digital overhead making it suitable for embedded applications. The simulation results for a 13 bit converter has been shown. The results indicate significant improvement in the integral and differential linearity performance of the ADC.
